

Notice of References Cited

Application/Control No.

10/696,146

Applicant(s)/Patent Under
Reexamination
GALLES ET AL.

Examiner

William M. Treat

Art Unit

2181

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,734,922	03-1998	Hagersten et al.	712/37
*	B	US-5,864,671	01-1999	Hagersten et al.	709/213
*	C	US-6,374,331	04-2002	Janakiraman et al.	711/141
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	.Gupta et al., "Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes," In Proceedings of International Conference on Parallel Processing, volume I, pp. 312-321, 1990.
	V	Michael et al., "Coherence Controller Architectures for SMP-Based CC-NUMA Multiprocessors", Proceedings of the 24 th Annual International Symposium on Computer Architecture, ACM, 1997, pp. 219-228.
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.